Senior Asic Verification Engineer — Uvm & Systemverilog - $129,600 - $179,600 A Year (Markham)

Senior Asic Verification Engineer — Uvm & Systemverilog - $129,600 - $179,600 A Year (Markham)

09 Nov
|
Qualcomm Canada
|
Markham

09 Nov

Qualcomm Canada

Markham

Develops world-class ML hardware solutions as an ASIC design verification engineer. Builds verification environments in UVM/SystemVerilog, writes tests, and develops C reference models.

📌 Senior Asic Verification Engineer — Uvm & Systemverilog - $129,600 - $179,600 A Year (Markham)
🏢 Qualcomm Canada
📍 Markham

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: senior asic verification engineer — uvm & systemverilog - $129,600 - $179,600 a year (markham) / markham

Subscribe to this job alert:

Get the latest job offers by email for: senior asic verification engineer — uvm & systemverilog - $129,600 - $179,600 a year (markham) / markham