Design analog and mixed-signal IP at Microchip Technology as a Senior Engineer, using robust fundamentals and Cadence IC design tools. Support high-performance timing products.
Microchip’s Timing and Communication Group seeks a Senior Engineer individual contributor for robust, manufacturable silicon. You will design analog blocks, model circuits, and collaborate with design leads. The work supports mixed-signal SoC products and long-lifecycle applications.

Key Responsibilities

Design analog IP blocks for mixed-signal SoC productsSimulate circuits and perform PVT corner analysisModel analog blocks for design evaluationImplement circuit requirements into production-ready designsSupport silicon validation and lab characterizationRequirements:
Master’s or PhD degree in Electrical EngineeringApproximately three to five years’ analog design experienceExperience with analog or mixed-signal IC designExperience with PLLs, DLLs, ADCs, DACs, filters, or high-speed I/OStrong analog fundamentals and Cadence IC design tools experienceApply analog fundamentals, mixed-signal design, and silicon validation experience to Senior Engineer work at Microchip Technology.
#J-18808-Ljbffr

📌 Senior Analog Mixed Signal Design Engineer (Winnipeg)
🏢 Microchip Technology
📍 Winnipeg