Apply C/C++ and verification expertise to complex ASIC and IP core development for a combined CPU/GPU effort. Work within an established verification infrastructure.As a Design Verification Engineer, you will verify block functionality across chip and system contexts. The work includes test planning, simulation, constrained-random testing, and evolving SoC verification methodologies. You will collaborate with design and verification engineers while supporting active projects and market-driven schedules.Key Responsibilities:
Verify complex ASIC and IP core functionalityDocument and execute directed verification test plansRun constrained-random tests during simulationUnderstand designs within block, chip, and system contextsApply hardware modeling or assertion-based verification methodsRequirements:
Minimum five years of proven verification experienceStrong C/C++ development background in Linux environmentsStrong debugging skills with Gdb or ValgrindObject-oriented programming, STL, architecture, and data structures proficiencyKnowledge of Perl and Makefiles;
Verilog experience preferredUse ASIC verification, C/C++, simulation, and debugging skills to support complex CPU/GPU development projects.
J-18808-Ljbffr

📌 Asic Functional Verification Engineer Winnipeg
🏢 LanceSoft
📍 Winnipeg