Lead IC Design Pvt Ltd in Ottawa, Canada is seeking an experienced Analog Layout Engineer to join our on-site team. You will work on advanced So Cs and IPs, delivering full custom layouts for analog and mixed-signal blocks using Cadence Virtuoso on TSMC 3nm/5nm processes.
The role requires 5+ years in analog/mixed-signal layout, robust extraction and PEX skills, and collaboration with circuit designers across multiple corners to meet tight area, power, and performance targets.
📌 Senior Analog Layout Engineer — 3nm/5nm Socs (Quebec City)
🏢 leadIC Design
📍 Quebec City
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.