Architect and verify Ethernet networking IP at NXP with SystemVerilog and UVM expertise. Develop SoC technology for automotive, industrial, and edge markets.
As a Design Verification Engineer, you will develop networking switch and network controller IP supporting current TSN standards. Your work covers hardware IP and System on Chip products within NXP’s AI and Chip Engineering organization. You will build verification infrastructure, execute full verification cycles, and help deliver high-quality IP for multiple markets.
Key Responsibilities: Architect and verify Ethernet networking IP for next-generation SoCs
Implement UVM verification for hardware IP and SoC products
Build directed and random verification tests




Debug failures and resolve defects with engineering teams
Review coverage metrics and improve verification methodology
Requirements: Five or more years’ experience with IP and SoC products
Thorough SystemVerilog and UVM verification expertise
Proficiency with verification tools and EDA scripting
Experience with Python, TCL, Perl, Makefile, Shell, and Git
Bachelor’s degree in Computer Science, Engineering, or related field
Apply Ethernet IP verification, UVM, SystemVerilog, and coverage expertise to NXP networking SoC development.

#J-18808-Ljbffr

📌 Senior Ethernet IP Verification Engineer (Quebec City)
🏢 NXP Semiconductors
📍 Quebec City