Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We’re a technology company that leads with our humanity—driving our business priorities alongside meaningful social, community, and societal impact. We’re building the next generation of 448G electrical SerDes and pioneering optical IMDD systems to power tomorrow’s networks.

Our engineering team lives at the intersection of high-performance DSP design, system modeling, and optical innovation. Lead the design and development of electrical SerDes DSP architectures for high-speed data communication systems. Perform system-level evaluation, modeling, and performance analysis of SerDes transceiver solutions including impairments and mitigation techniques.

Develop algorithms and architectures for adaptive equalization, maximum likelihood sequence detection (MLSD), and timing recovery algorithms. Integrate control theory and advanced DSP designs into feasible hardware implementations. Collaborate with cross-functional teams (analog design, ASIC design, electro-optical hardware, firmware) to optimize SerDes performance in end-to-end systems.

Conduct design trade-offs to meet stringent performance, power, and area targets. Analyze channel models, analog circuits impairments (DAC, ADC, AFE, …) and system constraints to determine system level margin and FEC (forward error correction) performance and optimize system margin. Document design specifications, system performance results, and contribute to IP generation and innovation roadmaps.





Advanced expertise in electrical SerDes DSP design and implementation. ~ Strong proficiency in control theory and digital signal processing (DSP) applied to high-speed communication systems. ~ Deep understanding of adaptive equalization techniques for high-speed links. ~ Practical knowledge of FEC performance modeling and system-level performance optimization. ~ Experience with MATLAB, Python, or C/C++ for algorithm design and simulation. ~ Strong problem-solving skills and ability to work across hardware/software boundaries. ~ D. in Electrical Engineering with background in digital communications and signal processing. ~8+ years of experience in high-speed serial link or communication system design.

Pay Range: The annual salary range is $126,100 - $201,500 CAD. Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive advantages package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company‑paid holidays, paid sick leave, and vacation time.

We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence. At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

📌 Principal SerDes System/DSP Design Engineer (Canada)
🏢 Ciena
📍 Canada