Seeking an experienced Senior ASIC Design Engineer in Toronto to translate requirements into architecture specifications and design RTL logic. Requires proficiency in Verilog, System Verilog, and troubleshooting.
📌 Senior Asic Design Engineer – Rtl, Synthesis (East York)
🏢 Technology Design
📍 East York
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.