Seeking a Senior ASIC Design Engineer in Toronto with 8+ years of experience to translate requirements into architecture specifications and design complex RTL logic using Verilog and System Verilog.
📌 Senior Asic Design Engineer – Rtl, Synthesis (East York)
🏢 BTA Design Services
📍 East York
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.