20 Oct
|
Synopsys
|
Mississauga
20 Oct
Synopsys
Mississauga
Synopsys, Inc. seeks a visionary technical leader to guide SERDES PHY IP development from concept to customer-ready products.
You will oversee a diverse engineering team, collaborating across architecture, verification, physical implementation, and firmware to meet aggressive timing, power, and performance targets. We value deep expertise in Verilog/SystemVerilog, frontend design flows, and a proven record of mentoring top talent.
J-18808-Ljbffr
📌 Senior Asic Digital Design Lead — Serdes Phy Ip Mississauga
🏢 Synopsys
📍 Mississauga