Seeking an experienced RTL/FPGA Design Engineer with Verilog, Vivado, and CDC skills for a contract role. Requires a bachelor's degree and over 15 years of experience in RTL design.
📌 Senior Rtl/Fpga Design Eng - Verilog, Vivado, Cdc (Contract) - C$110 - C$135 An Hour (Le Plateau-Mont-Royal)
🏢 LanceSoft
📍 Le Plateau-Mont-Royal
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.