Seeking an ASIC Verification Engineer to develop and implement verification plans, design testbenches using SystemVerilog and UVM, and ensure the functionality of ASIC designs for optical transceivers.
📌 Asic Design Verification Engineer - C$150,000 - C$250,000 A Year (Varennes)
🏢 Celero Communication
📍 Varennes
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.