Senior Rtl/Fpga Design Eng - Verilog, Vivado, Cdc (Contract) - C$110 - C$135 An Hour (Gatineau)

Senior Rtl/Fpga Design Eng - Verilog, Vivado, Cdc (Contract) - C$110 - C$135 An Hour (Gatineau)

16 Oct
|
LanceSoft
|
Gatineau

16 Oct

LanceSoft

Gatineau

Seeking an experienced RTL/FPGA Design Engineer with Verilog, Vivado, and CDC skills for a contract role. Requires a bachelor's degree and over 15 years of experience in RTL design.

📌 Senior Rtl/Fpga Design Eng - Verilog, Vivado, Cdc (Contract) - C$110 - C$135 An Hour (Gatineau)
🏢 LanceSoft
📍 Gatineau

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: senior rtl/fpga design eng - verilog, vivado, cdc (contract) - c$110 - c$135 an hour (gatineau) / gatineau

Subscribe to this job alert:

Get the latest job offers by email for: senior rtl/fpga design eng - verilog, vivado, cdc (contract) - c$110 - c$135 an hour (gatineau) / gatineau