Execute front end ASIC implementation, including synthesis and static timing analysis, for next-generation DSP programs. Develop timing constraints, perform equivalence verification, and collaborate with engineering teams.
📌 Senior Asic Synthesis And Sta Engineer - C$109,000 - C$174,000 A Year (Varennes)
🏢 Ciena
📍 Varennes
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.