Celero Communications, Inc. is seeking a Principal PLL Design Engineer in Ottawa to drive high-speed clocking design for next‑gen optical transceivers and Ser Des.The role focuses on designing and validating PLLs, VCOs and related analog blocks in advanced CMOS nodes, with hands-on lab bring-up and system-level validation. The ideal candidate has a Master’s or Ph D in EE with 5+ years in PLL design, proficiency in Cadence Virtuoso and MATLAB, and robust documentation and cross‑functional#J-18808-Ljbffr
📌 Senior Pll Design Architect For High-Speed Transceivers (Quebec City)
🏢 CELERO COMMUNICATIONS
📍 Quebec City
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.