Seeking a Senior ASIC Verification Engineer with UVM and PCIe expertise to perform constrained-random, functional-coverage-based verification using SystemVerilog. Responsibilities include developing environments and ensuring robust verification of complex SoCs.
📌 Senior Asic Verification Engineer - $120,000 - $170,000 A Year (Toronto)
🏢 BTA Design
📍 Toronto
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.