A well-funded AI and semiconductor startup is seeking a Junior/Intermediate Design Verification Engineer in Toronto, offering a competitive salary of CA$150 K to CA$200 K plus equity. Responsibilities include writing System Verilog/UVM testbenches, defining verification plans, and automating test execution. Ideal candidates should have 1-5 years of experience, familiarity with verification methodologies, and robust scripting skills. The role offers mentorship from senior engineers and the chance to work in a dynamic hybrid environment. #J-18808-Ljbffr
📌 Ai-Driven Chip Verification Engineer (Toronto)
🏢 Arcadia
📍 Toronto
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.