Senior Asic Verification Engineer Systemverilog & Uvm Quebec City (Canada)

Senior Asic Verification Engineer Systemverilog & Uvm Quebec City (Canada)

13 Oct
|
TSMC - Taiwan Semiconductor Manufacturing
|
Canada

13 Oct

TSMC - Taiwan Semiconductor Manufacturing

Canada

TSMC Design Technology Canada Inc. (TDTC) in Ottawa is seeking a Digital Verification Engineer to validate digital circuits, develop test benches and perform functional verification for manufacturing/tester patterns.
The candidate will contribute to verification methodology customization and help improve the group’s EDA capabilities, working with Synopsys VCS or Cadence Incisive in a Unix/Linux setting.
J-18808-Ljbffr

📌 Senior Asic Verification Engineer Systemverilog & Uvm Quebec City (Canada)
🏢 TSMC - Taiwan Semiconductor Manufacturing
📍 Canada

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: senior asic verification engineer systemverilog & uvm quebec city (canada) / canada

Subscribe to this job alert:

Get the latest job offers by email for: senior asic verification engineer systemverilog & uvm quebec city (canada) / canada