Senior ASIC Verification Engineer (SystemVerilog & UVM) (Montreal)

Senior ASIC Verification Engineer (SystemVerilog & UVM) (Montreal)

12 Oct
|
TSMC - Taiwan Semiconductor Manufacturing Company
|
Montreal

12 Oct

TSMC - Taiwan Semiconductor Manufacturing Company

Montreal

TSMC Design Technology Canada Inc. (TDTC) in Ottawa is seeking a Digital Verification Engineer to validate digital circuits, develop test benches and perform functional verification for manufacturing/tester patterns. The candidate will contribute to verification methodology customization and help improve the group’s EDA capabilities, working with Synopsys VCS or Cadence Incisive in a Unix/Linux workplace.

#J-18808-Ljbffr

📌 Senior ASIC Verification Engineer (SystemVerilog & UVM) (Montreal)
🏢 TSMC - Taiwan Semiconductor Manufacturing Company
📍 Montreal

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: senior asic verification engineer (systemverilog & uvm) (montreal) / montreal

Subscribe to this job alert:

Get the latest job offers by email for: senior asic verification engineer (systemverilog & uvm) (montreal) / montreal