Advanced Asic Design Engineer Role (Gatineau)

Advanced Asic Design Engineer Role (Gatineau)

02 Oct
|
CELERO COMMUNICATIONS
|
Gatineau

02 Oct

CELERO COMMUNICATIONS

Gatineau

Celero Communications, Inc. is seeking an ASIC Design Engineer to join our fast-growing Ottawa team. You will design high-performance digital ASICs for optical communication systems, using Verilog/SystemVerilog and collaborating with DSP, SerDes, and analog teams. You will drive from architecture through tapeout, perform synthesis and timing analyses, optimize for PPA, and develop automation scripts in Python/Tcl to streamline design flows in a startup setting. #J-18808-Ljbffr

📌 Advanced Asic Design Engineer Role (Gatineau)
🏢 CELERO COMMUNICATIONS
📍 Gatineau

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: advanced asic design engineer role (gatineau) / gatineau

Subscribe to this job alert:

Get the latest job offers by email for: advanced asic design engineer role (gatineau) / gatineau