NeurealM/ Microchip in Vancouver, BC, is seeking a Design Verification Engineer for a contract role. The candidate will develop verification settings and execute testbenches for ASIC/SoC designs, ensuring high-quality digital designs.
You will create functional, regression, and constrained-random tests, analyze coverage, debug RTL and simulation issues, and verify interfaces like PCIe and AMBA/AXI. Scripting skills in Python/Perl/Shell are required.
📌 Remote Design Verification Engineer Systemverilog/uvm Vancouver
🏢 Workada
📍 Vancouver
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.