25 Sep
|
CELERO COMMUNICATIONS
|
Riviere-des-Prairies—Pointe-aux-Trembles
25 Sep
CELERO COMMUNICATIONS
Riviere-des-Prairies—Pointe-aux-Trembles
Celero Communications, Inc. is seeking a Principal PLL Design Engineer in Ottawa to drive high-speed clocking design for next‐gen optical transceivers and SerDes.The role focuses on designing and validating PLLs, VCOs and related analog blocks in advanced CMOS nodes, with hands-on lab bring-up and system-level validation. The ideal candidate has a Master's or PhD in EE with 5+ years in PLL design, proficiency in Cadence Virtuoso and MATLAB, and robust documentation and cross‐functional
📌 Senior Pll Design Architect For High-Speed Transceivers (Riviere-des-Prairies—Pointe-aux-Trembles)
🏢 CELERO COMMUNICATIONS
📍 Riviere-des-Prairies—Pointe-aux-Trembles