Senior ASIC Verification Engineer – SystemVerilog/UVM (Quebec City)

Senior ASIC Verification Engineer – SystemVerilog/UVM (Quebec City)

24 Sep
|
Kibbi Technologies
|
Quebec City

24 Sep

Kibbi Technologies

Quebec City

TSMC Design Technology Canada Inc. (TDTC) in Kanata, Ottawa, is seeking a Digital Verification Engineer to validate digital circuit implementations and develop test benches.
You will work closely with design teams to enable robust functional verification and prepare manufacturing/tester patterns, debugging issues as needed. The role requires 5–10 years of experience in digital verification and expertise in SystemVerilog, UVM, and EDA tools.

#J-18808-Ljbffr

📌 Senior ASIC Verification Engineer – SystemVerilog/UVM (Quebec City)
🏢 Kibbi Technologies
📍 Quebec City

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: senior asic verification engineer – systemverilog/uvm (quebec city) / quebec city

Subscribe to this job alert:

Get the latest job offers by email for: senior asic verification engineer – systemverilog/uvm (quebec city) / quebec city