Synopsys-Canada-ULC-values-the-diversity-of-our-workforce.-We-are-committed-to-provide-access-&-opportunity-to-individuals-with-disabilities-and-will-provide-reasonable-accommodation-to-individuals-throughout-the-recruitment-and-employment-process.-Should-you-require-an-accommodation,-please-contact-
a-data-fr-linked="true"-href="mailto:[email protected]"
[email protected]
/a
.
/span

/p
custom_fields.CareerAreas-ASIC-Digital-Design custom_fields.SalaryRange-$146000-$219000 custom_fields.SubCategory-ASIC-Digital-Design custom_fields.EmployeeStatus-Employee custom_fields.unposting_date-2027-09-20 custom_fields.Multikeywordfacets-Hardware">

Join our Talent Community! .

Find Jobs For

Where? Search Jobs

ASIC Digital Design, Principal Engineer-18731

Mississauga, Ontario, Canada

Engineering

Employee

$146000-$219000

Save Job Share

Jump to

Overview

Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.

Play Video

Job Description

Date posted 09/20/2026

Category Engineering Hire Type Employee Job ID 18731 Base Salary Range $146000-$219000 Remote Eligible No Date Posted 09/20/2026

We Are

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to intelligent systems. We are a leader in chip design, verification, and IP integration, enabling customers to accelerate innovation and bring high-performance silicon and software solutions to market faster.

Our team develops high-speed silicon IP solutions with a primary focus on PCIe PHY technology. These IPs enable customers to integrate advanced connectivity into SoCs faster while meeting demanding performance, power, area, and reliability targets. We are looking for a senior verification leader to drive the strategy, execution, and quality of next-generation PCIe PHY IP verification.

You Are

You are an experienced ASIC Verification Engineer with a strong track record of delivering high-quality mixed-signal IP products, especially high-speed SerDes-based PHYs. You bring deep expertise in digital verification methodologies and have strong domain knowledge in PCIe PHY architectures, link behavior, LTSSM, power management, equalization, and interoperability requirements.

You are comfortable defining and driving verification strategy for complex PHY IPs, building scalable verification environments, and collaborating closely with design, analog, systems, and architecture teams.



You are a proactive problem solver who can work with minimal supervision, communicate clearly across technical disciplines, and lead verification efforts that improve product quality and execution efficiency.

What You'll Be Doing

- Define and drive the verification strategy and functional quality for next-generation PCIe PHY IPs.
- Develop comprehensive verification plans for complex mixed-signal digital designs with primary emphasis on PCIe PHY functionality and protocol compliance.
- Architect, develop, and execute advanced testbench environments for block-level and subsystem-level verification.
- Verify key PCIe PHY features such as LTSSM behavior, PIPE interface interactions, link initialization and training, power management, equalization flows, error handling, and compliance-related scenarios.
- Work closely with design, analog, firmware, architecture, and validation teams to ensure robust coverage of cross-functional use cases.
- Use advanced verification methodologies, including constrained-random, assertion-based verification, coverage-driven verification, and debug automation, to achieve high-quality results.
- Analyze failures, root-cause complex issues, and drive resolution across design and verification domains.
- Mentor and guide other engineers, promote verification best practices, and help build a culture of technical excellence and continuous improvement.
- Communicate effectively with internal stakeholders and customers to align on technical goals, verification quality, and deliverables.

What You'll Need

- Extensive experience in mixed-signal ASIC/IP verification.
- Strong expertise in PCIe and PCIe PHY verification.
- Solid understanding of high-speed SerDes/PHY architecture and digital control verification in mixed-signal environments.
- Hands-on experience with modern verification methodologies such as SystemVerilog, UVM, assertions, and coverage-driven verification.
- Experience developing verification plans, building reusable verification environments, and closing coverage for complex IP products.
- Strong debugging and problem-solving skills, with the ability to work independently and drive issues to closure.
- Excellent communication and collaboration skills for working across global, cross-functional teams.
- Proven ability to mentor engineers and lead technical verification activities.

Who You Are

- A technical leader who can drive verification excellence for complex PCIe PHY IP products.




- A mentor who develops talent, shares knowledge, and raises the bar for the team.
- A proactive problem solver who thrives in technically challenging environments.
- A strong communicator who can clearly convey complex concepts to both technical and cross-functional audiences.
- A collaborative team player who values innovation, quality, and execution. #L1-NK4

Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & prospect to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact .

Save Job test Share

Benefits

At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.

Health & Wellness

Comprehensive medical and healthcare plans that work for you and your family.

Time Away

In addition to company holidays, we have ETO and FTO Programs.

Family Support

Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.

ESPP

Purchase Synopsys common stock at a 15% discount, with a 24 month look-back.

Retirement Plans

Save for your future with our retirement plans that vary by region and country.

Compensation

Competitive salaries.

** Benefits vary by country and region - check with your recruiter to confirm

Get an idea of what your daily routine around the office can be like

Hiring Journey at Synopsys

Apply

When you apply to join us, your resume, skills, and experience are first reviewed for consideration.

Phone Screen

Once your resume has been selected, a recruiter and/or hiring manager will reach out to learn more about you, share more about the role, and answer any questions you might have.

Interview

Next up is interviewing (in person or virtual). You'll be invited to meet with members of the hiring team to discuss your skills and experience, and what you're looking for in your next role.

Offer

Congratulations! When you have been selected for the role, your recruiter will reach out to make you a verbal offer (a written offer will follow your conversation), and we hope you accept!

Onboarding

There will be some steps you need to take before you start to ensure a smooth first day, including new hire documentation.

Welcome!

Once you've joined, your manager, team, and a peer buddy will help you get acclimated. Over the next few weeks, you'll be invited to join activities and training to help you ramp up for a successful future at Synopsys!

📌 ASIC Digital Design, Principal Engineer (Mississauga)
🏢 Synopsys
📍 Mississauga