Senior PLL Design Architect for High-Speed Transceivers (Ahuntsic)

Senior PLL Design Architect for High-Speed Transceivers (Ahuntsic)

23 Sep
|
CELERO COMMUNICATIONS
|
Ahuntsic

23 Sep

CELERO COMMUNICATIONS

Ahuntsic

Celero Communications, Inc. is seeking a Principal PLL Design Engineer in Ottawa to drive high-speed clocking design for next‑gen optical transceivers and SerDes.

The role focuses on designing and validating PLLs, VCOs and related analog blocks in advanced CMOS nodes, with hands-on lab bring-up and system-level validation. The ideal candidate has a Master’s or PhD in EE with 5+ years in PLL design, proficiency in Cadence Virtuoso and MATLAB, and solid documentation and cross‑functional

📌 Senior PLL Design Architect for High-Speed Transceivers (Ahuntsic)
🏢 CELERO COMMUNICATIONS
📍 Ahuntsic

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: senior pll design architect for high-speed transceivers (ahuntsic) / ahuntsic

Subscribe to this job alert:

Get the latest job offers by email for: senior pll design architect for high-speed transceivers (ahuntsic) / ahuntsic