USA Tech Recruit is seeking a Senior ASIC RTL Design Engineer to own blocks from architectural specs through front-end sign-off. You will work on an advanced I/O chiplet integrating die-to-die connectivity with multi-protocol, high-speed I/O, collaborating with architecture, RTL, verification, firmware, PD, and IP teams.
You’ll drive microarchitecture, clocking, and power/area optimization for demanding silicon, including protocol and PHY IP integration and timing closure in a cooperative
📌 Senior ASIC RTL Design Lead in High-Speed I/O and Chiplets (Ottawa)
🏢 USA Tech Recruit
📍 Ottawa
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.