Elevate your impact as a Senior Design Engineer at AMD, developing next-gen microprocessors for diverse applications. In a hybrid work setting, contribute to cutting-edge solutions in a collaborative team.

As a key player in AMD’s DXIO FEINT/Implementation team, you will focus on physical design roles essential to next-generation technology for servers, PCs, and graphics solutions. Leverage your expertise in synthesis, place and route, and timing closure to optimize performance, power, and area for complex designs over 2GHz.

This role promises exciting growth prospects within a highly skilled group.

Key Responsibilities:
Drive physical design implementation from synthesis to routing
Collaborate on various I/O protocols, including PCIe and Ethernet




Manage complex clock infrastructures and timing closure
Develop reference floorplans and implementation scripts
Support global SoC implementations with best PPA outcomes

Requirements:
Proven experience in physical design for high-speed ≥2GHz
Proficient in TCL and Python scripting
Solid background in DFT, CDC, STA, and LINT
B.E. or M.E. in Electrical/Computer Engineering
Experience with ASIC design methodologies

Contribute your high-speed design expertise at AMD and shape the future of technology in Markham or Vancouver.
J-18808-Ljbffr

📌 Senior Design Engineer At Amd Markham
🏢 Advanced Micro Devices
📍 Markham