Join Synopsys as a Digital Design Verification Intern in Mississauga, Ontario. This internship offers hands-on experience in verifying designs critical for cutting-edge digital technologies.

In this 16-month, full time co-op position, you’ll gain practical skills in design verification by working on projects involving protocols like PCIe and USB. You will contribute to developing test plans, debugging with SystemVerilog, and improving verification processes. Enjoy a hybrid work model while collaborating with expert teams dedicated to innovation in semiconductor technology.

Key Responsibilities:
• Define Verification Testplans ensuring design functionality
• Write SystemVerilog testbenches using UVM methodology




• Analyze functional and code coverage for verification
• Debug RTL and gate-level simulation issues
• Implement AI-assisted technologies in design verification

Requirements:
• Pursuing a Bachelor’s in Engineering field
• Deep knowledge of digital logic
• Proficient in Verilog and SystemVerilog
• Scripting experience in Perl, Unix, or Python
• Independent mindset and eagerness to learn

Shape your future with Synopsys by developing core skills in digital design verification.
#J-18808-Ljbffr

📌 Internship in Digital Design Verification (Ontario)
🏢 Synopsys
📍 Ontario