AMD is seeking an experienced Design Verification Engineer to join our Vancouver team. You will verify PCIe IP and subsystems using SystemVerilog and UVM, collaborate with architecture, design, and validation teams, and drive verification strategies to ensure silicon success. The role provides broad exposure to the ASIC development lifecycle, from RTL to signoff, in a fast-paced, collaborative setting with cross-functional teams and state-of-the-art tools.