JOB DUTIES:
Responsible for RTL design using Verilog HDL for implementation and debug.
Read and comprehend System on Chip level architectural specification.
Write microarchitecture specifications for current and modified functions.
Responsible for linting and simulation of design.
Work with synthesis and backend teams for physical implementation.
RTL Design Engineer to help with some IP work
Need experience with some AI tools, how to use AI tools to speed up the development
Basic infrastructure knowledge
EDUCATION:
Bachelor's or Master's in Computer Engineering.
📌 Senior Design Engineer Sources Toronto
🏢 Net2Source (N2S)
📍 Toronto
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.