Seeking a Senior Digital ASIC Design Engineer to contribute to next-generation ASIC technologies for high-performance optical networking. Responsibilities include RTL design, integration, timing analysis, and lab validation.
📌 Senior Digital Asic Design Engineer - C$109,000 - C$174,000 A Year (Varennes)
🏢 Ciena
📍 Varennes
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.