ASIC Design Verification Engineer role focusing on next-generation Display Processors for various markets. Requires robust skills in C/C++, OOP, hardware verification languages (SystemVerilog, UVM), HDLs (Verilog, SystemVerilog), digital circuits, and scripting languages.
📌 Asic Design Verification Engineer - Display (Up To Staff) - $124,200 - $174,200 A Year (Winnipeg)
🏢 Qualcomm
📍 Winnipeg
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.