Digital Asic Design Engineer - C$109,000 - C$174,000 A Year (Varennes)

Digital Asic Design Engineer - C$109,000 - C$174,000 A Year (Varennes)

28 Aug
|
Ciena
|
Varennes

28 Aug

Ciena

Varennes

Design engineer role involving RTL and C code, focusing on power and area optimization for Wavelogic products, requiring experience with System Verilog and STA.

📌 Digital Asic Design Engineer - C$109,000 - C$174,000 A Year (Varennes)
🏢 Ciena
📍 Varennes

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: digital asic design engineer - c$109,000 - c$174,000 a year (varennes) / varennes

Subscribe to this job alert:

Get the latest job offers by email for: digital asic design engineer - c$109,000 - c$174,000 a year (varennes) / varennes