Qualcomm Canada ULC is seeking an engineer for pre-silicon verification of digital power IPs. You will plan tests, build System Verilog-UVM testbenches, and work on coverage, assertions, and formal verification.
Responsibilities include automation development to boost efficiency and learning power-aware UPF flows. Robust System Verilog/Verilog and RTL concepts are required, with C/C++ and scripting skills as advantages.
J-18808-Ljbffr