We are currently searching globally for a number of key technical resources, including a Senior FPGA Design Engineer.
Key Responsibilities The ASIC/FPGA Designer will work in an exciting team environment and will have the following responsibilities:
Understand high-level requirements and translate them into detailed specifications.
Design and implement RTL logic (mainly Verilog or System Verilog), run block-level simulation, FPGA synthesis, backend and timing closure.
Interface with the verification team, design team, hardware team and support team.
Perform lab bring-up, product integration and support.
Provide technical support to customers and lead them through complex technical issues.
Key Qualifications A minimum of 5 years of relevant experience in the FPGA design field.
Experience with high-speed FPGA Design Flow using Verilog and System Verilog.




Experience with Xilinx Vivado and recent Xilinx FPGA device families in complex high-speed designs or experience with Intel Quartus and the Intel Agilex device family in complex high-speed designs.
Experience with complex asynchronous clock boundaries & high-speed serial interfaces.
Experience in a lab workplace, troubleshooting issues up to the system level.
Experience with industry standard interfaces e.G. Ethernet, SONET, PCIe, SPI, I2 C, USB, AMBA, GPIO, SRIO, DDR/SDRAM/DMA, 4 G, LTE, 5 G, O-RAN, 3 GPP.
Test verification and scripting experience is a plus.
Track record as a self-starter, a team player and a leader.
Excellent ability to work in a team.
Software background would be an asset.
Compensation $120,000 to $170,000 plus company bonus and benefits plan.
Salary is heavily dependent on individual experience and capability.
This is a new position. Only candidates selected for an interview will be contacted. Artificial Intelligence tools are not used in the evaluation and selection of candidates.
#J-18808-Ljbffr

📌 Senior Fpga Design Engineer (Quebec City)
🏢 BTA Design Services
📍 Quebec City