Seeking a Senior ASIC Design Engineer to design and verify AI/HPC SOCs for a Tier 1 fabless semiconductor company. Responsibilities include RTL design, synthesis, timing closure, and lab bring-up.
📌 Senior Asic Design Engineer - $140,000 - $190,000 A Year (Boucherville)
🏢 BTA Design
📍 Boucherville
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.