Digital Asic Design Engineer - C$109,000 - C$174,000 A Year (Boucherville)

Digital Asic Design Engineer - C$109,000 - C$174,000 A Year (Boucherville)

27 Aug
|
Ciena
|
Boucherville

27 Aug

Ciena

Boucherville

Design engineer role involving RTL and C code, focusing on power and area optimization for Wavelogic products, requiring experience with System Verilog and STA.

📌 Digital Asic Design Engineer - C$109,000 - C$174,000 A Year (Boucherville)
🏢 Ciena
📍 Boucherville

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: digital asic design engineer - c$109,000 - c$174,000 a year (boucherville) / boucherville

Subscribe to this job alert:

Get the latest job offers by email for: digital asic design engineer - c$109,000 - c$174,000 a year (boucherville) / boucherville