26 Aug
|
Actalent
|
Montreal
Actalent in Kanata, ON is seeking an experienced FPGA Engineer to model Matlab/Simulink workflows and translate them to RTL using AI-assisted tools. The role emphasizes converting Matlab to RTL, complementing traditional RTL-to-Matlab tasks. You'll design FPGA IP for 4G/5G radio units, align with 3GPP/O-RAN specs, implement RTL with Verilog/SystemVerilog/VHDL, and verify with UVM, while collaborating with software teams and mentoring junior engineers.
#J-18808-Ljbffr
📌 Senior FPGA Engineer: Simulink-to-RTL via AI (4G/5G) (Montreal)
🏢 Actalent
📍 Montreal