26 Aug
|
Net2Source (N2S)
|
Markham
26 Aug
Net2Source (N2S)
Markham
- Responsible for RTL design using Verilog HDL for implementation and debug.
- Read and comprehend System on Chip level architectural specification.
- Write microarchitecture specifications for current and modified functions.
- Responsible for linting and simulation of design.
- Work with synthesis and backend teams for physical implementation.
- RTL Design Engineer to help with some IP work
- Need experience with some AI tools, how to use AI tools to speed up the development
- Basic infrastructure knowledge
EDUCATION:
- Bachelor's or Master's in Computer Engineering.
📌 Senior Design Engineer (Markham)
🏢 Net2Source (N2S)
📍 Markham