Take on the role of Electrical Engineer specializing in Mixed Signal Design! Support SERDES PHY IP integration and enhance performance in CLIENT SoC applications.
As an engineer in this position, you will be instrumental in both pre-silicon and post-silicon support for SERDES PHY IP. A robust understanding of power noise sensitivity and signal integrity is essential. Practical lab experience in SERDES PHY testing will help ensure project success.
Key Responsibilities:
• Facilitate pre-silicon integration for SERDES PHY IP
• Conduct analyses for power and signal integrity
• Engage with post-silicon teams for functional testing
• Aid in characterization and compliance checks
• Utilize lab skills for validation processes
Requirements:
• Prior experience in mixed signal design, specifically SERDES
• Understanding of signal integrity and noise generation
• Knowledge of clock distribution and termination impedance
• Familiarity with testing practices in a lab setting
• Solid background in electrical testing compliance
Contribute to groundbreaking SERDES developments by applying your electrical engineering expertise.
#J-18808-Ljbffr