Shape the future of timing technology as a Lead Analog Design Engineer with SiTime. This senior role boasts hands-on design expertise combined with leadership in developing cutting-edge clock products.

SiTime is seeking an experienced engineer to provide technical leadership and innovate high-performance circuits for a variety of applications. Your ability to mentor junior designers and work closely with diverse teams will be essential in executing projects efficiently. You'll also ensure alignment between technical and business needs throughout product development.

Key Responsibilities:
• Design and innovate circuits for timing solutions
• Lead and mentor junior engineers
• Engage with remote teams on engineering projects
• Conduct prototype testing and lab work
• Support product development from idea to launch

Requirements:
• Master’s or PhD in Electrical Engineering
• 10+ years in analog design, especially CMOS
• Knowledge of circuit noise and phase noise
• Experiences with PLLs and related circuits
• Familiarity with SystemVerilog and lab testing

Drive innovation with SiTime while enhancing your career in the field of MEMS technology.
#J-18808-Ljbffr

📌 Lead Analog Design Engineer Position (Quebec City)
🏢 SiTime
📍 Quebec City