17 Aug
Qualcomm
Toronto
Qualcomm Canada ULC is seeking a senior ASIC Physical Design engineer to lead end‑to‑end PD flows for SoCs and retimers. You will collaborate with front‑end, analog/SerDes, DFT, and packaging teams to drive tapeouts and ensure design convergence.
The role requires solid experience with CTS, DRC/LVS, and access to Cadence Innovus or Synopsys ICC2, plus scripting in Python or Tcl to automate flows.
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.