We AreSynopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.You AreYou have spent years in the lab watching what happens when theory meets reality. First silicon never behaves exactly as simulated, and you have built a career on figuring out why and what to do about it.Managing people and projects simultaneously energizes you. You have led teams through bring-up/"Power On" chaos, kept schedules on track while debugging signal integrity issues, and hired engineers who became your best validators.You think in test plans, not checklists. When a DDR eye diagram looks wrong, you systematically isolate the problem until you find it. At Synopsys, you will lead a lab team validating memory IP that ships in products worldwide.What You'll Be DoingLead first silicon bring-up and validation for DDR6, DDR5, LPDDR6/X, LPDDR5/5X, MRDIMM, and HBM test chipsPerform electrical characterization including eye diagrams, jitter measurements, timing margins, and signal integrity analysisDrive debug and root cause analysis of silicon, firmware, and board issues using lab instrumentation and cross-functional collaborationBuild automated validation frameworks using Python and C/C++ to improve test efficiency and data collectionLead multilayer PCB design for characterization platforms and customer evaluation kitsManage team hiring, staffing, resource allocation,



morale and audit preparation while growing technical capabilityWork alongside cross-functional teams including but not limited to stakeholders, marketing, sales, customers, program/foundry as well as other lab managers and teams to weigh business impacts and make critical decisionsManage Gate Review and Kickoff Meetings, in addition to Characterization Plan and Report publications, checklists and supporting documentationThe Impact You Will HaveEnsure Synopsys memory interface IP products meet performance and reliability standards before customer deploymentImplement efficiency improvements and process changes to a team of 20+ staff across 3+ labsReduce time to market by building reusable test infrastructure that accelerates validation across IP generationsProvide silicon-proven characterization data that gives customers confidence to integrate Synopsys IPIdentify and resolve issues early, preventing costly re-spins and customer escalationsGrow a high-performing validation team in Nepean that becomes a center of excellence for memory IPInfluence design decisions by feeding back real-world silicon behavior to architecture teamsWhat You'll NeedBachelor's degree in Electrical Engineering or equivalent technical field8+ years of hands-on silicon validation experience with memory interfaces such as DDR, LPDDR, or HBM3+ years managing engineering teams, including hiring and resource allocationDeep understanding of JEDEC specifications, jitter analysis, timing margins,



and electrical characterizationProficiency in Python and C for test automation and hardware validation scriptingExperience with ATE testers such as Teradyne, LTX/Credence, AdvantestBoard design experience including multilayer PCB development, experience with automotive qualification standards or reliability testing is a plusExperience in scheduling, event planning with vendors of all sortsWho You AreYou can walk into a lab, look at a failing test result, and within an hour have a hypothesis and a plan to prove itYou manage people with strong listening skills as well as by growing their skills, not micromanaging tasks, and your team knows you will back them and to trust youYou can explain a complex silicon debug finding to a design lead in two sentences without losing the nuanceYou balance project deadlines and team development without sacrificing eitherYou are comfortable operating oscilloscopes, BERTs, and network analyzers, and expect your team to be equally hands-onYou are meticulously well organized and have a strong attention to detail with a capacity to juggle several priority items at once in a high-stress, rapid-paced environmentThe Team You'll Be Part OfYou will join the growing Nepean lab team focused on validating Synopsys' memory interface IP portfolio. This is a hands-on lab environment where you will work closely with firmware and design groups to bring new IP from silicon bring-up through production release. The team operates at the intersection of design intent and real-world silicon behavior, and your work will directly inform product readiness and customer deployments.Rewards and BenefitsWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. #J-18808-Ljbffr

📌 Validation / Verification Eng, Sr Supervisor - 18341 (Riviere-des-Prairies—Pointe-aux-Trembles)
🏢 Synopsys
📍 Riviere-des-Prairies—Pointe-aux-Trembles