Qualcomm Canada ULC is seeking a Senior ASIC Physical Design Engineer to lead end-to-end physical design flow for complex SoC and retimer ASICs, driving floorplanning, CTS, placement, routing and signoff to meet aggressive PPA targets. You will collaborate with front-end, analog/SerDes, DFT, packaging and validation teams to ensure tapeout readiness, perform timing analysis, and optimize power delivery while managing schedules and risk throughout large-die implementations.
#J-18808-Ljbffr
📌 Senior ASIC Physical Design Lead (Toronto)
🏢 Nutanix
📍 Toronto
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.