Synopsys Canada ULC is seeking a Principal Engineer to lead the high-speed mixed-signal IP layout team, delivering full-custom analog and ASIC layout solutions for high-performance silicon. You will mentor engineers, define scalable methodologies, work with CAD tools, interface with customers and internal teams, and drive quality, schedule, and sign-off readiness across DRC/LVS and parasitics.