K&K; Global Talent Solutions INC. is seeking an experienced Technology Lead – Memory Layout Engineer to design and develop high-performance memory layouts for advanced semiconductor technologies.
The role requires expertise in memory layout, physical verification, and FinFET architectures, with hands-on Cadence Virtuoso and Calibre experience. The candidate will optimize layouts for performance, power, and area, and collaborate with cross-functional teams to ensure timely project delivery.
#J-18808-Ljbffr
📌 Tech Lead - Memory Layout Engineer (FinFET, 3nm/5nm) (British Columbia)
🏢 K&K Global Talent Solutions
📍 British Columbia
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.