Lead ASIC design verification, develop UVM environments, and ensure coverage closure for design blocks. Requires expertise in SystemVerilog/UVM and protocols like PCIe, UCIe 2.0, and Ethernet.
📌 Design Lead - $67,460 - $70,460 A Year (Winnipeg)
🏢 Aecon
📍 Winnipeg
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.