AMD in Vancouver, BC, Canada is seeking a Digital Design Engineer to help design and implement PCIe IP for next-generation server, client, GPU, and semi-custom products.
The role covers RTL development from architecture through post-silicon bring-up, requiring robust Verilog/SystemVerilog skills and collaboration across global teams. Hybrid work arrangement and a commitment to engineering excellence are emphasized.
J-18808-Ljbffr
📌 Innovative Pcie Ip Rtl Engineer Vancouver (Canada)
🏢 AMD
📍 Canada