Senior Rtl/Fpga Design Eng - Verilog, Vivado, Cdc (Contract) - C$110 - C$135 An Hour (Varennes)

Senior Rtl/Fpga Design Eng - Verilog, Vivado, Cdc (Contract) - C$110 - C$135 An Hour (Varennes)

06 Aug
|
LanceSoft
|
Varennes

06 Aug

LanceSoft

Varennes

Seeking an RTL/FPGA Design Engineer with 15+ years experience. Requires Verilog and System Verilog skills. Contract position.

📌 Senior Rtl/Fpga Design Eng - Verilog, Vivado, Cdc (Contract) - C$110 - C$135 An Hour (Varennes)
🏢 LanceSoft
📍 Varennes

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: senior rtl/fpga design eng - verilog, vivado, cdc (contract) - c$110 - c$135 an hour (varennes) / varennes

Subscribe to this job alert:

Get the latest job offers by email for: senior rtl/fpga design eng - verilog, vivado, cdc (contract) - c$110 - c$135 an hour (varennes) / varennes