Asic Verification Engineer — Systemverilog/Uvm Expert - $150,000 - $250,000 A Year (Varennes)

Asic Verification Engineer — Systemverilog/Uvm Expert - $150,000 - $250,000 A Year (Varennes)

06 Aug
|
CELERO COMMUNICATIONS
|
Varennes

06 Aug

CELERO COMMUNICATIONS

Varennes

Seeking an experienced ASIC Verification Engineer for a tech start-up to create verification plans, testbenches, and test cases for complex ASIC designs.

📌 Asic Verification Engineer — Systemverilog/Uvm Expert - $150,000 - $250,000 A Year (Varennes)
🏢 CELERO COMMUNICATIONS
📍 Varennes

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: asic verification engineer — systemverilog/uvm expert - $150,000 - $250,000 a year (varennes) / varennes

Subscribe to this job alert:

Get the latest job offers by email for: asic verification engineer — systemverilog/uvm expert - $150,000 - $250,000 a year (varennes) / varennes