Seeking an experienced ASIC Verification Engineer to develop and implement verification plans, design testbenches, and execute test cases for complex ASIC designs in the semiconductor industry.
📌 Asic Verification Engineer — Systemverilog/Uvm Expert - $150,000 - $250,000 A Year (Varennes)
🏢 Tech Start-Up
📍 Varennes
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.