Asic Verification Engineer — Systemverilog/Uvm Expert - $150,000 - $250,000 A Year (Varennes)

Asic Verification Engineer — Systemverilog/Uvm Expert - $150,000 - $250,000 A Year (Varennes)

06 Aug
|
Tech Start-Up
|
Varennes

06 Aug

Tech Start-Up

Varennes

Seeking an experienced ASIC Verification Engineer to develop and implement verification plans, design testbenches, and execute test cases for complex ASIC designs in the semiconductor industry.

📌 Asic Verification Engineer — Systemverilog/Uvm Expert - $150,000 - $250,000 A Year (Varennes)
🏢 Tech Start-Up
📍 Varennes

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: asic verification engineer — systemverilog/uvm expert - $150,000 - $250,000 a year (varennes) / varennes

Subscribe to this job alert:

Get the latest job offers by email for: asic verification engineer — systemverilog/uvm expert - $150,000 - $250,000 a year (varennes) / varennes